Show HN: SHDL – A minimal hardware description language built from logic gates
Summary
SHDL is a minimal hardware description language built entirely from logic gates, with a Python driver and a C backend for fast simulation. The project aims to make digital circuit design accessible for education and experimentation, featuring a simple syntax, a CLI, and reusable components, along with documentation and a GitHub repository.