UpDown: Efficient Manycore based on Many Threading & Scalable Memory Parallelism
Summary
The article introduces UpDown, a scalable single-chip manycore architecture that emphasizes aggressive threading and scalable memory parallelism to improve efficiency. It discusses architectural principles and potential benefits for HPC workloads, including design considerations and performance implications.