Your CPU Has More Registers Than You'd Think
Summary
The article explains the difference between architectural and physical registers, how the rename stage eliminates false dependencies, and how out-of-order execution schedules instructions using many physical registers; it uses Neoverse V2 as an example and discusses zero-cycle instructions during rename and LLVM tooling.