Back to the Building Blocks’ Building Blocks
Summary
This article argues that Verilog, the de facto HDL, has fundamental flaws that can lead to hardware bugs. It highlights problems like inferred latches, ill-defined don’t-care semantics (X), and timing issues, drawing parallels to memory-unsafe software. The author advocates pursuing memory-safe HDL alternatives and safer toolchains to reduce future hardware vulnerabilities.