DigiNews

Summary

IBM has unveiled a sub-1nm NanoStack chip design that could pack up to 100 billion transistors on a fingernail-sized die. The prototype reportedly boosts performance by about 50% and energy efficiency by around 70% over their 2nm node, but mass production is years away. The approach uses 3D transistor stacking, addressing Moore's Law limits but presenting heat and inter-layer switching challenges.