Data Access Patterns That Makes Your CPU Really Angry
Summary
Analyzes how CPU caches, memory pages, and DRAM layout influence performance by constructing access patterns that slow down summing an array. It compares linear, random, and worst-case permutations, documents measured cycles, and explains how cache associativity, prefetchers, page walks, and DRAM banks interact to shape timings.