Can you reverse engineer an ASIC?
Summary
Jane Street presents an ASIC-reverse-engineering puzzle, guiding readers through the hardware design flow from Verilog to a final GDS layout. The post explains how chips are made, introduces a warm-up with open-source tools, and invites participation in a larger upcoming challenge.