A look under our trunk: what's in our compute
Summary
Waymo reveals its compute architecture for the Waymo Driver, including a purpose-built 5nm ASIC and on-board, low-latency inference designed for edge AI in autonomous driving. The post highlights hardware-software co-design, ruggedization, redundancy, and partnerships with major semiconductor vendors to enable high-performance, energy-efficient autonomous compute.