Reverse Engineering an ASIC
Summary
A detailed write-up reverse engineering an ASIC, walking through GDS files, standard-cell libraries (SkyWater 130nm), layer semantics, and the process to derive a netlist and functional understanding. It covers abstracting cells, tracing interconnections, building a circuit model, and simulating the design from the puzzle inputs, culminating in a structured solution narrative across three parts.