XLS: Accelerated HW Synthesis
Summary
XLS: Accelerated HW Synthesis describes an open-source high-level synthesis toolchain that converts DSL descriptions to Verilog/SystemVerilog. The project is experimental and evolving, with Colab notebooks, build-from-source instructions, and Docker options. It emphasizes hardware-software co-design and provides tutorials and a stack diagram to help contributors.