Building a networking switch ASIC chip
Summary
The article documents an open-source journey to design and tape out a four-port, 100 Mbps Ethernet switch ASIC using wafer.space services. It covers sizing, packaging, pad ring design, power delivery, clocking, and layout considerations, as well as manufacturing economics and yield. It also discusses future steps like integrating a CPU architecture and expanding networking capabilities.